Pradeep Puppala is a highly skilled professional with 10.4 years of experience in Verilog, VLSI, Perl, Modelsim, and C. He holds a MSEE degree from the University of Texas at Dallas and is based in the United States. Pradeep has expertise in IC Design, Circuit Design, and Verification. He has hands-on experience in CMOS custom circuit design, dynamic CMOS circuit design, and low power methods. Pradeep has hands-on experience with ASIC Design & SRAM design, Cadence, Verification, DRC, LVS, Linux platform, and writing custom DRC rules and making custom scripts for CAD automation.

memory design engineer at apple
Get AI-powered research on any person or company in minutes
See what our users are saying about SuperAgent
"SuperAgent has cut our research time by 80%. What used to take hours now takes minutes."

"The depth of information SuperAgent provides is incredible. It's like having a research team at your fingertips."

"We've increased our conversion rate by 35% since using SuperAgent for prospect research."

No credit card required • Free trial available
🔥 Limited Time Offer: Get access to 100+ similar profiles for the price of 10
SuperAgent can automatically find and research:
"We found 200+ ideal prospects in our first week using SuperAgent. It's been a game-changer for our sales team."
— Alex M., VP of Sales at TechCorp
Results in 10 minutes
Auto-updated daily
Export to any CRM
No credit card required • Set up in minutes
This comprehensive profile was automatically generated by SuperAgent
Limited Time Offer: 50% Off Your First Month
Sign up today and get our premium plan at half price. Offer expires in 48 hours.
Searched 6 platforms simultaneously
Aggregated 116 data points
Verified information across sources
Generated executive summary
Set up auto-refresh every 24 hours




Join thousands of professionals who save hours every day with SuperAgent's AI-powered research.
No credit card required • Cancel anytime • 24/7 support